library verilog;
use verilog.vl_types.all;
entity sc_hier_bench is
end sc_hier_bench;
